2020-03-10 17:49:27 -07:00
|
|
|
|
namespace ARMeilleure.Decoders
|
|
|
|
|
{
|
|
|
|
|
class OpCode32SimdRegElemLong : OpCode32SimdRegElem
|
|
|
|
|
{
|
2022-09-13 14:25:37 -07:00
|
|
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdRegElemLong(inst, address, opCode, false);
|
|
|
|
|
public new static OpCode CreateT32(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdRegElemLong(inst, address, opCode, true);
|
2020-10-21 05:13:44 -07:00
|
|
|
|
|
2022-09-13 14:25:37 -07:00
|
|
|
|
public OpCode32SimdRegElemLong(InstDescriptor inst, ulong address, int opCode, bool isThumb) : base(inst, address, opCode, isThumb)
|
2020-03-10 17:49:27 -07:00
|
|
|
|
{
|
|
|
|
|
Q = false;
|
|
|
|
|
F = false;
|
|
|
|
|
|
|
|
|
|
RegisterSize = RegisterSize.Simd64;
|
|
|
|
|
|
|
|
|
|
// (Vd & 1) != 0 || Size == 3 are also invalid, but they are checked on encoding.
|
|
|
|
|
if (Size == 0)
|
|
|
|
|
{
|
|
|
|
|
Instruction = InstDescriptor.Undefined;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|