daniel/Ryujinx
1
0
Fork 0
mirror of https://github.com/Ryujinx/Ryujinx.git synced 2025-06-28 22:20:46 -07:00
Code Issues Packages Projects Releases Wiki Activity

Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)

Browse Source 
* Add host CPU memory barriers for DMB/DSB and ordered load/store

* PPTC version bump

* Revert to old barrier order
This commit is contained in:
gdkchan
2022-01-21 12:47:34 -03:00
committed by GitHub
parent 7e967d796c
commit f0824fde9f
6 changed files with 21 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
ARMeilleure/Translation/EmitterContext.cs
View File

@ -325,6 +325,11 @@ namespace ARMeilleure.Translation
Add(Instruction.LoadFromContext);
}
public void MemoryBarrier()
{
Add(Instruction.MemoryBarrier);
}
public Operand Multiply(Operand op1, Operand op2)
{
return Add(Instruction.Multiply, Local(op1.Type), op1, op2);