mirror of
				https://github.com/Ryujinx/Ryujinx.git
				synced 2025-10-24 23:22:26 -07:00 
			
		
		
		
	* Get rid of Reflection.Emit dependency on CPU and Shader projects * Remove useless private sets * Missed those due to the alignment
		
			
				
	
	
		
			30 lines
		
	
	
		
			948 B
		
	
	
	
		
			C#
		
	
	
	
	
	
			
		
		
	
	
			30 lines
		
	
	
		
			948 B
		
	
	
	
		
			C#
		
	
	
	
	
	
| namespace ARMeilleure.Decoders
 | |
| {
 | |
|     class OpCode32SimdLong : OpCode32SimdBase
 | |
|     {
 | |
|         public bool U { get; }
 | |
| 
 | |
|         public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdLong(inst, address, opCode);
 | |
| 
 | |
|         public OpCode32SimdLong(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
 | |
|         {
 | |
|             int imm3h = (opCode >> 19) & 0x7;
 | |
| 
 | |
|             // The value must be a power of 2, otherwise it is the encoding of another instruction.
 | |
|             switch (imm3h)
 | |
|             {
 | |
|                 case 1: Size = 0; break;
 | |
|                 case 2: Size = 1; break;
 | |
|                 case 4: Size = 2; break;
 | |
|             }
 | |
| 
 | |
|             U = ((opCode >> 24) & 0x1) != 0;
 | |
| 
 | |
|             RegisterSize = RegisterSize.Simd64;
 | |
| 
 | |
|             Vd = ((opCode >> 18) & 0x10) | ((opCode >> 12) & 0xf);
 | |
|             Vm = ((opCode >> 1) & 0x10) | ((opCode >> 0) & 0xf);
 | |
|         }
 | |
|     }
 | |
| }
 |