mirror of
				https://github.com/Ryujinx/Ryujinx.git
				synced 2025-10-24 18:20:31 -07:00 
			
		
		
		
	* Start of the ARMeilleure project * Refactoring around the old IRAdapter, now renamed to PreAllocator * Optimize the LowestBitSet method * Add CLZ support and fix CLS implementation * Add missing Equals and GetHashCode overrides on some structs, misc small tweaks * Implement the ByteSwap IR instruction, and some refactoring on the assembler * Implement the DivideUI IR instruction and fix 64-bits IDIV * Correct constant operand type on CSINC * Move division instructions implementation to InstEmitDiv * Fix destination type for the ConditionalSelect IR instruction * Implement UMULH and SMULH, with new IR instructions * Fix some issues with shift instructions * Fix constant types for BFM instructions * Fix up new tests using the new V128 struct * Update tests * Move DIV tests to a separate file * Add support for calls, and some instructions that depends on them * Start adding support for SIMD & FP types, along with some of the related ARM instructions * Fix some typos and the divide instruction with FP operands * Fix wrong method call on Clz_V * Implement ARM FP & SIMD move instructions, Saddlv_V, and misc. fixes * Implement SIMD logical instructions and more misc. fixes * Fix PSRAD x86 instruction encoding, TRN, UABD and UABDL implementations * Implement float conversion instruction, merge in LDj3SNuD fixes, and some other misc. fixes * Implement SIMD shift instruction and fix Dup_V * Add SCVTF and UCVTF (vector, fixed-point) variants to the opcode table * Fix check with tolerance on tester * Implement FP & SIMD comparison instructions, and some fixes * Update FCVT (Scalar) encoding on the table to support the Half-float variants * Support passing V128 structs, some cleanup on the register allocator, merge LDj3SNuD fixes * Use old memory access methods, made a start on SIMD memory insts support, some fixes * Fix float constant passed to functions, save and restore non-volatile XMM registers, other fixes * Fix arguments count with struct return values, other fixes * More instructions * Misc. fixes and integrate LDj3SNuD fixes * Update tests * Add a faster linear scan allocator, unwinding support on windows, and other changes * Update Ryujinx.HLE * Update Ryujinx.Graphics * Fix V128 return pointer passing, RCX is clobbered * Update Ryujinx.Tests * Update ITimeZoneService * Stop using GetFunctionPointer as that can't be called from native code, misc. fixes and tweaks * Use generic GetFunctionPointerForDelegate method and other tweaks * Some refactoring on the code generator, assert on invalid operations and use a separate enum for intrinsics * Remove some unused code on the assembler * Fix REX.W prefix regression on float conversion instructions, add some sort of profiler * Add hardware capability detection * Fix regression on Sha1h and revert Fcm** changes * Add SSE2-only paths on vector extract and insert, some refactoring on the pre-allocator * Fix silly mistake introduced on last commit on CpuId * Generate inline stack probes when the stack allocation is too large * Initial support for the System-V ABI * Support multiple destination operands * Fix SSE2 VectorInsert8 path, and other fixes * Change placement of XMM callee save and restore code to match other compilers * Rename Dest to Destination and Inst to Instruction * Fix a regression related to calls and the V128 type * Add an extra space on comments to match code style * Some refactoring * Fix vector insert FP32 SSE2 path * Port over the ARM32 instructions * Avoid memory protection races on JIT Cache * Another fix on VectorInsert FP32 (thanks to LDj3SNuD * Float operands don't need to use the same register when VEX is supported * Add a new register allocator, higher quality code for hot code (tier up), and other tweaks * Some nits, small improvements on the pre allocator * CpuThreadState is gone * Allow changing CPU emulators with a config entry * Add runtime identifiers on the ARMeilleure project * Allow switching between CPUs through a config entry (pt. 2) * Change win10-x64 to win-x64 on projects * Update the Ryujinx project to use ARMeilleure * Ensure that the selected register is valid on the hybrid allocator * Allow exiting on returns to 0 (should fix test regression) * Remove register assignments for most used variables on the hybrid allocator * Do not use fixed registers as spill temp * Add missing namespace and remove unneeded using * Address PR feedback * Fix types, etc * Enable AssumeStrictAbiCompliance by default * Ensure that Spill and Fill don't load or store any more than necessary
		
			
				
	
	
		
			157 lines
		
	
	
		
			4.6 KiB
		
	
	
	
		
			C#
		
	
	
	
	
	
			
		
		
	
	
			157 lines
		
	
	
		
			4.6 KiB
		
	
	
	
		
			C#
		
	
	
	
	
	
| using ARMeilleure.IntermediateRepresentation;
 | |
| using ARMeilleure.Memory;
 | |
| using System;
 | |
| using System.Runtime.InteropServices;
 | |
| 
 | |
| namespace ARMeilleure.State
 | |
| {
 | |
|     class NativeContext : IDisposable
 | |
|     {
 | |
|         private const int IntSize   = 8;
 | |
|         private const int VecSize   = 16;
 | |
|         private const int FlagSize  = 4;
 | |
|         private const int ExtraSize = 4;
 | |
| 
 | |
|         private const int TotalSize = RegisterConsts.IntRegsCount * IntSize  +
 | |
|                                       RegisterConsts.VecRegsCount * VecSize  +
 | |
|                                       RegisterConsts.FlagsCount   * FlagSize + ExtraSize;
 | |
| 
 | |
|         public IntPtr BasePtr { get; }
 | |
| 
 | |
|         public NativeContext()
 | |
|         {
 | |
|             BasePtr = MemoryManagement.Allocate(TotalSize);
 | |
|         }
 | |
| 
 | |
|         public ulong GetX(int index)
 | |
|         {
 | |
|             if ((uint)index >= RegisterConsts.IntRegsCount)
 | |
|             {
 | |
|                 throw new ArgumentOutOfRangeException(nameof(index));
 | |
|             }
 | |
| 
 | |
|             return (ulong)Marshal.ReadInt64(BasePtr, index * IntSize);
 | |
|         }
 | |
| 
 | |
|         public void SetX(int index, ulong value)
 | |
|         {
 | |
|             if ((uint)index >= RegisterConsts.IntRegsCount)
 | |
|             {
 | |
|                 throw new ArgumentOutOfRangeException(nameof(index));
 | |
|             }
 | |
| 
 | |
|             Marshal.WriteInt64(BasePtr, index * IntSize, (long)value);
 | |
|         }
 | |
| 
 | |
|         public V128 GetV(int index)
 | |
|         {
 | |
|             if ((uint)index >= RegisterConsts.IntRegsCount)
 | |
|             {
 | |
|                 throw new ArgumentOutOfRangeException(nameof(index));
 | |
|             }
 | |
| 
 | |
|             int offset = RegisterConsts.IntRegsCount * IntSize + index * VecSize;
 | |
| 
 | |
|             return new V128(
 | |
|                 Marshal.ReadInt64(BasePtr, offset + 0),
 | |
|                 Marshal.ReadInt64(BasePtr, offset + 8));
 | |
|         }
 | |
| 
 | |
|         public void SetV(int index, V128 value)
 | |
|         {
 | |
|             if ((uint)index >= RegisterConsts.IntRegsCount)
 | |
|             {
 | |
|                 throw new ArgumentOutOfRangeException(nameof(index));
 | |
|             }
 | |
| 
 | |
|             int offset = RegisterConsts.IntRegsCount * IntSize + index * VecSize;
 | |
| 
 | |
|             Marshal.WriteInt64(BasePtr, offset + 0, value.GetInt64(0));
 | |
|             Marshal.WriteInt64(BasePtr, offset + 8, value.GetInt64(1));
 | |
|         }
 | |
| 
 | |
|         public bool GetPstateFlag(PState flag)
 | |
|         {
 | |
|             if ((uint)flag >= RegisterConsts.FlagsCount)
 | |
|             {
 | |
|                 throw new ArgumentException($"Invalid flag \"{flag}\" specified.");
 | |
|             }
 | |
| 
 | |
|             int offset =
 | |
|                 RegisterConsts.IntRegsCount * IntSize +
 | |
|                 RegisterConsts.VecRegsCount * VecSize + (int)flag * FlagSize;
 | |
| 
 | |
|             int value = Marshal.ReadInt32(BasePtr, offset);
 | |
| 
 | |
|             return value != 0;
 | |
|         }
 | |
| 
 | |
|         public void SetPstateFlag(PState flag, bool value)
 | |
|         {
 | |
|             if ((uint)flag >= RegisterConsts.FlagsCount)
 | |
|             {
 | |
|                 throw new ArgumentException($"Invalid flag \"{flag}\" specified.");
 | |
|             }
 | |
| 
 | |
|             int offset =
 | |
|                 RegisterConsts.IntRegsCount * IntSize +
 | |
|                 RegisterConsts.VecRegsCount * VecSize + (int)flag * FlagSize;
 | |
| 
 | |
|             Marshal.WriteInt32(BasePtr, offset, value ? 1 : 0);
 | |
|         }
 | |
| 
 | |
|         public int GetCounter()
 | |
|         {
 | |
|             return Marshal.ReadInt32(BasePtr, GetCounterOffset());
 | |
|         }
 | |
| 
 | |
|         public void SetCounter(int value)
 | |
|         {
 | |
|             Marshal.WriteInt32(BasePtr, GetCounterOffset(), value);
 | |
|         }
 | |
| 
 | |
|         public static int GetRegisterOffset(Register reg)
 | |
|         {
 | |
|             int offset, size;
 | |
| 
 | |
|             if (reg.Type == RegisterType.Integer)
 | |
|             {
 | |
|                 offset = reg.Index * IntSize;
 | |
| 
 | |
|                 size = IntSize;
 | |
|             }
 | |
|             else if (reg.Type == RegisterType.Vector)
 | |
|             {
 | |
|                 offset = RegisterConsts.IntRegsCount * IntSize + reg.Index * VecSize;
 | |
| 
 | |
|                 size = VecSize;
 | |
|             }
 | |
|             else /* if (reg.Type == RegisterType.Flag) */
 | |
|             {
 | |
|                 offset = RegisterConsts.IntRegsCount * IntSize +
 | |
|                          RegisterConsts.VecRegsCount * VecSize + reg.Index * FlagSize;
 | |
| 
 | |
|                 size = FlagSize;
 | |
|             }
 | |
| 
 | |
|             if ((uint)(offset + size) > (uint)TotalSize)
 | |
|             {
 | |
|                 throw new ArgumentException("Invalid register.");
 | |
|             }
 | |
| 
 | |
|             return offset;
 | |
|         }
 | |
| 
 | |
|         public static int GetCounterOffset()
 | |
|         {
 | |
|             return RegisterConsts.IntRegsCount * IntSize +
 | |
|                    RegisterConsts.VecRegsCount * VecSize +
 | |
|                    RegisterConsts.FlagsCount   * FlagSize;
 | |
|         }
 | |
| 
 | |
|         public void Dispose()
 | |
|         {
 | |
|             MemoryManagement.Free(BasePtr);
 | |
|         }
 | |
|     }
 | |
| } |