mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-12-28 17:11:20 -08:00
36e8e074c9
* Fix and simplify TranslatorCache * Fix some assignment alignments, remove some unused usings * Changes to ILEmitter, separate it from ILEmitterCtx * Rename ILEmitter to ILMethodBuilder * Rename LdrLit and *_Fix opcodes * Revert TranslatorCache impl to the more performant one, fix a few issues with it * Allow EmitOpCode to be called even after everything has been emitted * Make Emit and AdvanceOpCode private, simplify it a bit now that it starts emiting from the entry point * Remove unneeded temp use * Add missing exit call on TestExclusive * Use better hash * Implement the == and != operators
46 lines
1.4 KiB
C#
46 lines
1.4 KiB
C#
using ChocolArm64.State;
|
|
using System.Reflection.Emit;
|
|
|
|
namespace ChocolArm64.Translation
|
|
{
|
|
struct ILOpCodeLoad : IILEmit
|
|
{
|
|
public int Index { get; private set; }
|
|
|
|
public IoType IoType { get; private set; }
|
|
|
|
public RegisterSize RegisterSize { get; private set; }
|
|
|
|
public ILOpCodeLoad(int index, IoType ioType, RegisterSize registerSize = 0)
|
|
{
|
|
Index = index;
|
|
IoType = ioType;
|
|
RegisterSize = registerSize;
|
|
}
|
|
|
|
public void Emit(ILMethodBuilder context)
|
|
{
|
|
switch (IoType)
|
|
{
|
|
case IoType.Arg: context.Generator.EmitLdarg(Index); break;
|
|
|
|
case IoType.Flag: EmitLdloc(context, Index, RegisterType.Flag); break;
|
|
case IoType.Int: EmitLdloc(context, Index, RegisterType.Int); break;
|
|
case IoType.Vector: EmitLdloc(context, Index, RegisterType.Vector); break;
|
|
}
|
|
}
|
|
|
|
private void EmitLdloc(ILMethodBuilder context, int index, RegisterType registerType)
|
|
{
|
|
Register reg = new Register(index, registerType);
|
|
|
|
context.Generator.EmitLdloc(context.GetLocalIndex(reg));
|
|
|
|
if (registerType == RegisterType.Int &&
|
|
RegisterSize == RegisterSize.Int32)
|
|
{
|
|
context.Generator.Emit(OpCodes.Conv_U4);
|
|
}
|
|
}
|
|
}
|
|
} |