2014-04-08 16:15:46 -07:00
|
|
|
// Copyright 2014 Citra Emulator Project
|
|
|
|
// Licensed under GPLv2
|
|
|
|
// Refer to the license.txt file included.
|
2013-09-18 20:52:51 -07:00
|
|
|
|
2014-04-08 17:15:08 -07:00
|
|
|
#include "common/common.h"
|
2013-09-18 20:52:51 -07:00
|
|
|
|
2014-04-08 17:15:08 -07:00
|
|
|
#include "core/mem_map.h"
|
|
|
|
#include "core/hw/hw.h"
|
2014-04-12 18:55:36 -07:00
|
|
|
#include "hle/hle.h"
|
2013-09-18 20:52:51 -07:00
|
|
|
|
|
|
|
namespace Memory {
|
|
|
|
|
2014-04-17 15:40:42 -07:00
|
|
|
/// Convert a physical address to virtual address
|
|
|
|
u32 _AddressPhysicalToVirtual(const u32 addr) {
|
|
|
|
// Our memory interface read/write functions assume virtual addresses. Put any physical address
|
|
|
|
// to virtual address translations here. This is obviously quite hacky... But we're not doing
|
|
|
|
// any MMU emulation yet or anything
|
|
|
|
if (((addr & 0xF0000000) == MEM_FCRAM_PADDR) && (addr < (MEM_FCRAM_PADDR_END))) {
|
|
|
|
return (addr & MEM_FCRAM_MASK) | MEM_FCRAM_VADDR;
|
|
|
|
}
|
|
|
|
return addr;
|
|
|
|
}
|
|
|
|
|
2013-09-18 20:52:51 -07:00
|
|
|
template <typename T>
|
2014-04-04 19:47:10 -07:00
|
|
|
inline void _Read(T &var, const u32 addr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
// TODO: Figure out the fastest order of tests for both read and write (they are probably different).
|
|
|
|
// TODO: Make sure this represents the mirrors in a correct way.
|
|
|
|
// Could just do a base-relative read, too.... TODO
|
2013-09-18 20:52:51 -07:00
|
|
|
|
2014-04-17 15:40:42 -07:00
|
|
|
const u32 vaddr = _AddressPhysicalToVirtual(addr);
|
2014-04-12 18:55:36 -07:00
|
|
|
|
|
|
|
// Memory allocated for HLE use that can be addressed from the emulated application
|
|
|
|
// The primary use of this is sharing a commandbuffer between the HLE OS (syscore) and the LLE
|
|
|
|
// core running the user application (appcore)
|
2014-04-17 15:40:42 -07:00
|
|
|
if (vaddr >= HLE::CMD_BUFFER_ADDR && vaddr < HLE::CMD_BUFFER_ADDR_END) {
|
|
|
|
HLE::Read<T>(var, vaddr);
|
2014-04-12 18:55:36 -07:00
|
|
|
|
2014-04-04 21:01:07 -07:00
|
|
|
// Hardware I/O register reads
|
|
|
|
// 0x10XXXXXX- is physical address space, 0x1EXXXXXX is virtual address space
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFF000000) == 0x10000000 || (vaddr & 0xFF000000) == 0x1E000000) {
|
|
|
|
HW::Read<T>(var, vaddr);
|
|
|
|
|
|
|
|
// FCRAM
|
|
|
|
} else if ((vaddr > MEM_FCRAM_VADDR) && (vaddr < MEM_FCRAM_VADDR_END)) {
|
|
|
|
var = *((const T*)&g_fcram[vaddr & MEM_FCRAM_MASK]);
|
|
|
|
|
|
|
|
/*else if ((vaddr & 0x3F800000) == 0x04000000) {
|
|
|
|
var = *((const T*)&m_pVRAM[vaddr & VRAM_MASK]);*/
|
2014-04-03 19:04:50 -07:00
|
|
|
|
|
|
|
} else {
|
2014-04-17 15:40:42 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "unknown Read%d @ 0x%08X", sizeof(var) * 8, vaddr);
|
2014-04-01 15:18:02 -07:00
|
|
|
}
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
template <typename T>
|
2014-04-04 19:47:10 -07:00
|
|
|
inline void _Write(u32 addr, const T data) {
|
2014-04-17 15:40:42 -07:00
|
|
|
u32 vaddr = _AddressPhysicalToVirtual(addr);
|
2014-04-04 21:01:07 -07:00
|
|
|
|
2014-04-12 18:55:36 -07:00
|
|
|
// Memory allocated for HLE use that can be addressed from the emulated application
|
|
|
|
// The primary use of this is sharing a commandbuffer between the HLE OS (syscore) and the LLE
|
|
|
|
// core running the user application (appcore)
|
2014-04-17 15:40:42 -07:00
|
|
|
if (vaddr >= HLE::CMD_BUFFER_ADDR && vaddr < HLE::CMD_BUFFER_ADDR_END) {
|
|
|
|
HLE::Write<T>(vaddr, data);
|
2014-04-12 18:55:36 -07:00
|
|
|
|
2014-04-04 21:01:07 -07:00
|
|
|
// Hardware I/O register writes
|
|
|
|
// 0x10XXXXXX- is physical address space, 0x1EXXXXXX is virtual address space
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFF000000) == 0x10000000 || (vaddr & 0xFF000000) == 0x1E000000) {
|
|
|
|
HW::Write<T>(vaddr, data);
|
2014-04-04 21:01:07 -07:00
|
|
|
|
2014-04-01 15:18:02 -07:00
|
|
|
// ExeFS:/.code is loaded here:
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFFF00000) == 0x00100000) {
|
2014-04-01 15:18:02 -07:00
|
|
|
// TODO(ShizZy): This is dumb... handle correctly. From 3DBrew:
|
|
|
|
// http://3dbrew.org/wiki/Memory_layout#ARM11_User-land_memory_regions
|
|
|
|
// The ExeFS:/.code is loaded here, executables must be loaded to the 0x00100000 region when
|
|
|
|
// the exheader "special memory" flag is clear. The 0x03F00000-byte size restriction only
|
|
|
|
// applies when this flag is clear. Executables are usually loaded to 0x14000000 when the
|
|
|
|
// exheader "special memory" flag is set, however this address can be arbitrary.
|
2014-04-17 15:40:42 -07:00
|
|
|
*(T*)&g_fcram[vaddr & MEM_FCRAM_MASK] = data;
|
2014-03-31 18:05:51 -07:00
|
|
|
|
2014-04-17 15:40:42 -07:00
|
|
|
// FCRAM
|
|
|
|
} else if ((vaddr > MEM_FCRAM_VADDR) && (vaddr < MEM_FCRAM_VADDR_END)) {
|
|
|
|
*(T*)&g_fcram[vaddr & MEM_FCRAM_MASK] = data;
|
2014-04-03 19:04:50 -07:00
|
|
|
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFF000000) == 0x14000000) {
|
2014-04-01 15:18:02 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "umimplemented write to GSP heap");
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFFF00000) == 0x1EC00000) {
|
2014-04-01 15:18:02 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "umimplemented write to IO registers");
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFF000000) == 0x1F000000) {
|
2014-04-01 15:18:02 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "umimplemented write to VRAM");
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFFF00000) == 0x1FF00000) {
|
2014-04-01 15:18:02 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "umimplemented write to DSP memory");
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFFFF0000) == 0x1FF80000) {
|
2014-04-01 15:18:02 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "umimplemented write to Configuration Memory");
|
2014-04-17 15:40:42 -07:00
|
|
|
} else if ((vaddr & 0xFFFFF000) == 0x1FF81000) {
|
2014-04-01 15:18:02 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "umimplemented write to shared page");
|
2014-04-03 19:04:50 -07:00
|
|
|
|
|
|
|
// Error out...
|
2014-04-01 15:18:02 -07:00
|
|
|
} else {
|
2014-04-16 18:21:53 -07:00
|
|
|
_assert_msg_(MEMMAP, false, "unknown Write%d 0x%08X @ 0x%08X", sizeof(data) * 8,
|
2014-04-17 15:40:42 -07:00
|
|
|
data, vaddr);
|
2014-04-01 15:18:02 -07:00
|
|
|
}
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-03-25 07:50:34 -07:00
|
|
|
u8 *GetPointer(const u32 addr) {
|
2014-04-17 15:40:42 -07:00
|
|
|
const u32 vaddr = _AddressPhysicalToVirtual(addr);
|
|
|
|
|
|
|
|
// FCRAM
|
|
|
|
if ((vaddr > MEM_FCRAM_VADDR) && (vaddr < MEM_FCRAM_VADDR_END)) {
|
|
|
|
return g_fcram + (vaddr & MEM_FCRAM_MASK);
|
|
|
|
|
2014-04-06 19:56:08 -07:00
|
|
|
} else {
|
2014-04-17 15:40:42 -07:00
|
|
|
ERROR_LOG(MEMMAP, "Unknown GetPointer @ 0x%08x", vaddr);
|
2014-04-01 15:18:02 -07:00
|
|
|
return 0;
|
|
|
|
}
|
2014-03-25 07:50:34 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
u8 Read8(const u32 addr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
u8 _var = 0;
|
2014-04-04 19:47:10 -07:00
|
|
|
_Read<u8>(_var, addr);
|
2014-04-01 15:18:02 -07:00
|
|
|
return (u8)_var;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
u16 Read16(const u32 addr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
u16_le _var = 0;
|
2014-04-04 19:47:10 -07:00
|
|
|
_Read<u16_le>(_var, addr);
|
2014-04-01 15:18:02 -07:00
|
|
|
return (u16)_var;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
u32 Read32(const u32 addr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
u32_le _var = 0;
|
2014-04-04 19:47:10 -07:00
|
|
|
_Read<u32_le>(_var, addr);
|
2014-04-01 15:18:02 -07:00
|
|
|
return _var;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
u64 Read64(const u32 addr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
u64_le _var = 0;
|
2014-04-04 19:47:10 -07:00
|
|
|
_Read<u64_le>(_var, addr);
|
2014-04-01 15:18:02 -07:00
|
|
|
return _var;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
u32 Read8_ZX(const u32 addr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
return (u32)Read8(addr);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
u32 Read16_ZX(const u32 addr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
return (u32)Read16(addr);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
void Write8(const u32 addr, const u8 data) {
|
2014-04-04 19:47:10 -07:00
|
|
|
_Write<u8>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
void Write16(const u32 addr, const u16 data) {
|
2014-04-04 19:47:10 -07:00
|
|
|
_Write<u16_le>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
void Write32(const u32 addr, const u32 data) {
|
2014-04-04 19:47:10 -07:00
|
|
|
_Write<u32_le>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2013-09-19 20:13:33 -07:00
|
|
|
void Write64(const u32 addr, const u64 data) {
|
2014-04-04 19:47:10 -07:00
|
|
|
_Write<u64_le>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
} // namespace
|