mirror of
https://github.com/yuzu-emu/yuzu-android
synced 2025-01-08 23:51:20 -08:00
0bb85f6a75
Mostly fixing unused *, implicit conversion, braced scalar init, fpermissive, and some others. Some Clang errors likely remain in video_core, and std::ranges is still a pertinent issue in shader_recompiler shader_recompiler: cmake: Force bracket depth to 1024 on Clang Increases the maximum fold expression depth thread_worker: Include condition_variable Don't use list initializers in control flow Co-authored-by: ReinUsesLisp <reinuseslisp@airmail.cc>
63 lines
2.1 KiB
C++
63 lines
2.1 KiB
C++
// Copyright 2021 yuzu Emulator Project
|
|
// Licensed under GPLv2 or any later version
|
|
// Refer to the license.txt file included.
|
|
|
|
#include "common/bit_field.h"
|
|
#include "common/common_types.h"
|
|
#include "shader_recompiler/frontend/maxwell/translate/impl/impl.h"
|
|
#include "shader_recompiler/frontend/maxwell/translate/impl/load_constant.h"
|
|
|
|
namespace Shader::Maxwell {
|
|
using namespace LDC;
|
|
namespace {
|
|
std::pair<IR::U32, IR::U32> Slot(IR::IREmitter& ir, Mode mode, const IR::U32& imm_index,
|
|
const IR::U32& reg, const IR::U32& imm) {
|
|
switch (mode) {
|
|
case Mode::Default:
|
|
return {imm_index, ir.IAdd(reg, imm)};
|
|
default:
|
|
break;
|
|
}
|
|
throw NotImplementedException("Mode {}", mode);
|
|
}
|
|
} // Anonymous namespace
|
|
|
|
void TranslatorVisitor::LDC(u64 insn) {
|
|
const Encoding ldc{insn};
|
|
const IR::U32 imm_index{ir.Imm32(static_cast<u32>(ldc.index))};
|
|
const IR::U32 reg{X(ldc.src_reg)};
|
|
const IR::U32 imm{ir.Imm32(static_cast<s32>(ldc.offset))};
|
|
const auto [index, offset]{Slot(ir, ldc.mode, imm_index, reg, imm)};
|
|
switch (ldc.size) {
|
|
case Size::U8:
|
|
X(ldc.dest_reg, IR::U32{ir.GetCbuf(index, offset, 8, false)});
|
|
break;
|
|
case Size::S8:
|
|
X(ldc.dest_reg, IR::U32{ir.GetCbuf(index, offset, 8, true)});
|
|
break;
|
|
case Size::U16:
|
|
X(ldc.dest_reg, IR::U32{ir.GetCbuf(index, offset, 16, false)});
|
|
break;
|
|
case Size::S16:
|
|
X(ldc.dest_reg, IR::U32{ir.GetCbuf(index, offset, 16, true)});
|
|
break;
|
|
case Size::B32:
|
|
X(ldc.dest_reg, IR::U32{ir.GetCbuf(index, offset, 32, false)});
|
|
break;
|
|
case Size::B64: {
|
|
if (!IR::IsAligned(ldc.dest_reg, 2)) {
|
|
throw NotImplementedException("Unaligned destination register");
|
|
}
|
|
const IR::Value vector{ir.GetCbuf(index, offset, 64, false)};
|
|
for (int i = 0; i < 2; ++i) {
|
|
X(ldc.dest_reg + i, IR::U32{ir.CompositeExtract(vector, static_cast<size_t>(i))});
|
|
}
|
|
break;
|
|
}
|
|
default:
|
|
throw NotImplementedException("Invalid size {}", ldc.size.Value());
|
|
}
|
|
}
|
|
|
|
} // namespace Shader::Maxwell
|