2014-04-08 16:15:46 -07:00
|
|
|
// Copyright 2014 Citra Emulator Project
|
2014-12-16 21:38:14 -08:00
|
|
|
// Licensed under GPLv2 or any later version
|
2014-04-08 16:15:46 -07:00
|
|
|
// Refer to the license.txt file included.
|
2013-09-18 20:52:51 -07:00
|
|
|
|
2015-05-06 00:06:12 -07:00
|
|
|
#include "common/common_types.h"
|
|
|
|
#include "common/logging/log.h"
|
|
|
|
#include "common/swap.h"
|
2013-09-18 20:52:51 -07:00
|
|
|
|
2015-05-12 18:38:29 -07:00
|
|
|
#include "core/hle/config_mem.h"
|
|
|
|
#include "core/hle/shared_page.h"
|
2014-04-08 17:15:08 -07:00
|
|
|
#include "core/hw/hw.h"
|
2015-05-12 18:38:29 -07:00
|
|
|
#include "core/mem_map.h"
|
|
|
|
#include "core/memory.h"
|
2013-09-18 20:52:51 -07:00
|
|
|
|
|
|
|
namespace Memory {
|
|
|
|
|
|
|
|
template <typename T>
|
2014-08-28 11:20:55 -07:00
|
|
|
inline void Read(T &var, const VAddr vaddr) {
|
2014-04-01 15:18:02 -07:00
|
|
|
// TODO: Figure out the fastest order of tests for both read and write (they are probably different).
|
|
|
|
// TODO: Make sure this represents the mirrors in a correct way.
|
|
|
|
// Could just do a base-relative read, too.... TODO
|
2013-09-18 20:52:51 -07:00
|
|
|
|
2014-05-07 18:04:55 -07:00
|
|
|
// Kernel memory command buffer
|
2015-05-08 20:39:56 -07:00
|
|
|
if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
|
|
|
|
var = *((const T*)&g_tls_mem[vaddr - TLS_AREA_VADDR]);
|
2014-04-12 18:55:36 -07:00
|
|
|
|
2014-04-29 20:16:12 -07:00
|
|
|
// ExeFS:/.code is loaded here
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
|
|
|
|
var = *((const T*)&g_exefs_code[vaddr - PROCESS_IMAGE_VADDR]);
|
2014-04-29 20:16:12 -07:00
|
|
|
|
2014-11-22 19:35:45 -08:00
|
|
|
// FCRAM - linear heap
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
|
|
|
|
var = *((const T*)&g_heap_linear[vaddr - LINEAR_HEAP_VADDR]);
|
2014-04-17 18:15:40 -07:00
|
|
|
|
2014-04-17 18:05:34 -07:00
|
|
|
// FCRAM - application heap
|
2014-04-24 20:56:06 -07:00
|
|
|
} else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
var = *((const T*)&g_heap[vaddr - HEAP_VADDR]);
|
2014-04-17 15:40:42 -07:00
|
|
|
|
2014-04-24 20:56:06 -07:00
|
|
|
// Shared memory
|
|
|
|
} else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
var = *((const T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR]);
|
2014-04-24 20:56:06 -07:00
|
|
|
|
2014-05-06 20:32:04 -07:00
|
|
|
// Config memory
|
|
|
|
} else if ((vaddr >= CONFIG_MEMORY_VADDR) && (vaddr < CONFIG_MEMORY_VADDR_END)) {
|
|
|
|
ConfigMem::Read<T>(var, vaddr);
|
|
|
|
|
2015-01-01 21:41:34 -08:00
|
|
|
// Shared page
|
|
|
|
} else if ((vaddr >= SHARED_PAGE_VADDR) && (vaddr < SHARED_PAGE_VADDR_END)) {
|
|
|
|
SharedPage::Read<T>(var, vaddr);
|
|
|
|
|
2014-12-29 19:35:06 -08:00
|
|
|
// DSP memory
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= DSP_RAM_VADDR) && (vaddr < DSP_RAM_VADDR_END)) {
|
|
|
|
var = *((const T*)&g_dsp_mem[vaddr - DSP_RAM_VADDR]);
|
2014-12-29 19:35:06 -08:00
|
|
|
|
2014-04-25 22:27:25 -07:00
|
|
|
// VRAM
|
|
|
|
} else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
var = *((const T*)&g_vram[vaddr - VRAM_VADDR]);
|
2014-04-25 22:27:25 -07:00
|
|
|
|
2014-04-03 19:04:50 -07:00
|
|
|
} else {
|
2014-12-05 17:53:49 -08:00
|
|
|
LOG_ERROR(HW_Memory, "unknown Read%lu @ 0x%08X", sizeof(var) * 8, vaddr);
|
2014-04-01 15:18:02 -07:00
|
|
|
}
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
template <typename T>
|
2014-08-28 11:20:55 -07:00
|
|
|
inline void Write(const VAddr vaddr, const T data) {
|
2014-08-02 16:46:47 -07:00
|
|
|
|
2014-05-07 18:04:55 -07:00
|
|
|
// Kernel memory command buffer
|
2015-05-08 20:39:56 -07:00
|
|
|
if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
|
|
|
|
*(T*)&g_tls_mem[vaddr - TLS_AREA_VADDR] = data;
|
2014-04-12 18:55:36 -07:00
|
|
|
|
2014-04-29 20:16:12 -07:00
|
|
|
// ExeFS:/.code is loaded here
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
|
|
|
|
*(T*)&g_exefs_code[vaddr - PROCESS_IMAGE_VADDR] = data;
|
2014-04-29 20:16:12 -07:00
|
|
|
|
2014-11-22 19:35:45 -08:00
|
|
|
// FCRAM - linear heap
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
|
|
|
|
*(T*)&g_heap_linear[vaddr - LINEAR_HEAP_VADDR] = data;
|
2014-04-17 18:05:34 -07:00
|
|
|
|
|
|
|
// FCRAM - application heap
|
2014-04-24 20:56:06 -07:00
|
|
|
} else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
*(T*)&g_heap[vaddr - HEAP_VADDR] = data;
|
2014-04-03 19:04:50 -07:00
|
|
|
|
2014-04-24 20:56:06 -07:00
|
|
|
// Shared memory
|
|
|
|
} else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
*(T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR] = data;
|
2014-04-24 20:56:06 -07:00
|
|
|
|
2014-04-25 22:27:25 -07:00
|
|
|
// VRAM
|
|
|
|
} else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
*(T*)&g_vram[vaddr - VRAM_VADDR] = data;
|
2014-04-25 22:27:25 -07:00
|
|
|
|
2014-12-29 19:35:06 -08:00
|
|
|
// DSP memory
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= DSP_RAM_VADDR) && (vaddr < DSP_RAM_VADDR_END)) {
|
|
|
|
*(T*)&g_dsp_mem[vaddr - DSP_RAM_VADDR] = data;
|
2014-12-29 19:35:06 -08:00
|
|
|
|
2014-05-06 20:32:04 -07:00
|
|
|
//} else if ((vaddr & 0xFFFF0000) == 0x1FF80000) {
|
2015-01-20 17:16:47 -08:00
|
|
|
// ASSERT_MSG(MEMMAP, false, "umimplemented write to Configuration Memory");
|
2014-05-06 20:32:04 -07:00
|
|
|
//} else if ((vaddr & 0xFFFFF000) == 0x1FF81000) {
|
2015-01-20 17:16:47 -08:00
|
|
|
// ASSERT_MSG(MEMMAP, false, "umimplemented write to shared page");
|
2014-08-02 16:46:47 -07:00
|
|
|
|
2014-04-03 19:04:50 -07:00
|
|
|
// Error out...
|
2014-04-01 15:18:02 -07:00
|
|
|
} else {
|
2014-12-05 17:53:49 -08:00
|
|
|
LOG_ERROR(HW_Memory, "unknown Write%lu 0x%08X @ 0x%08X", sizeof(data) * 8, (u32)data, vaddr);
|
2014-04-01 15:18:02 -07:00
|
|
|
}
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
u8 *GetPointer(const VAddr vaddr) {
|
2014-05-07 18:04:55 -07:00
|
|
|
// Kernel memory command buffer
|
2015-05-08 20:39:56 -07:00
|
|
|
if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
|
|
|
|
return g_tls_mem + (vaddr - TLS_AREA_VADDR);
|
2014-05-07 18:04:55 -07:00
|
|
|
|
2014-04-29 20:16:12 -07:00
|
|
|
// ExeFS:/.code is loaded here
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
|
|
|
|
return g_exefs_code + (vaddr - PROCESS_IMAGE_VADDR);
|
2014-04-29 20:16:12 -07:00
|
|
|
|
2014-11-22 19:35:45 -08:00
|
|
|
// FCRAM - linear heap
|
2015-05-08 20:39:56 -07:00
|
|
|
} else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
|
|
|
|
return g_heap_linear + (vaddr - LINEAR_HEAP_VADDR);
|
2014-04-17 18:15:40 -07:00
|
|
|
|
2014-04-17 18:05:34 -07:00
|
|
|
// FCRAM - application heap
|
2014-04-17 18:40:42 -07:00
|
|
|
} else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
return g_heap + (vaddr - HEAP_VADDR);
|
2014-04-17 15:40:42 -07:00
|
|
|
|
2014-04-24 20:56:06 -07:00
|
|
|
// Shared memory
|
2014-05-15 15:56:28 -07:00
|
|
|
} else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
return g_shared_mem + (vaddr - SHARED_MEMORY_VADDR);
|
2014-04-24 20:56:06 -07:00
|
|
|
|
2014-04-25 22:27:25 -07:00
|
|
|
// VRAM
|
2014-07-22 19:38:21 -07:00
|
|
|
} else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
|
2014-12-02 22:13:29 -08:00
|
|
|
return g_vram + (vaddr - VRAM_VADDR);
|
2014-04-25 22:27:25 -07:00
|
|
|
|
2014-04-06 19:56:08 -07:00
|
|
|
} else {
|
2014-12-05 17:53:49 -08:00
|
|
|
LOG_ERROR(HW_Memory, "unknown GetPointer @ 0x%08x", vaddr);
|
2014-04-01 15:18:02 -07:00
|
|
|
return 0;
|
|
|
|
}
|
2014-03-25 07:50:34 -07:00
|
|
|
}
|
|
|
|
|
2015-05-12 18:38:29 -07:00
|
|
|
u8* GetPhysicalPointer(PAddr address) {
|
|
|
|
return GetPointer(PhysicalToVirtualAddress(address));
|
2015-04-27 18:59:06 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
u8 Read8(const VAddr addr) {
|
2014-07-24 16:46:10 -07:00
|
|
|
u8 data = 0;
|
|
|
|
Read<u8>(data, addr);
|
2014-08-28 11:20:55 -07:00
|
|
|
return data;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
u16 Read16(const VAddr addr) {
|
2014-07-24 16:46:10 -07:00
|
|
|
u16_le data = 0;
|
|
|
|
Read<u16_le>(data, addr);
|
2015-05-12 14:17:04 -07:00
|
|
|
return data;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
u32 Read32(const VAddr addr) {
|
2014-07-24 16:46:10 -07:00
|
|
|
u32_le data = 0;
|
|
|
|
Read<u32_le>(data, addr);
|
2015-05-12 14:17:04 -07:00
|
|
|
return data;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2015-03-11 13:10:14 -07:00
|
|
|
u64 Read64(const VAddr addr) {
|
|
|
|
u64_le data = 0;
|
|
|
|
Read<u64_le>(data, addr);
|
2015-05-12 14:17:04 -07:00
|
|
|
return data;
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
void Write8(const VAddr addr, const u8 data) {
|
2014-07-04 20:46:16 -07:00
|
|
|
Write<u8>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
void Write16(const VAddr addr, const u16 data) {
|
2014-07-04 20:46:16 -07:00
|
|
|
Write<u16_le>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
void Write32(const VAddr addr, const u32 data) {
|
2014-07-04 20:46:16 -07:00
|
|
|
Write<u32_le>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
void Write64(const VAddr addr, const u64 data) {
|
2014-07-04 20:46:16 -07:00
|
|
|
Write<u64_le>(addr, data);
|
2013-09-18 20:52:51 -07:00
|
|
|
}
|
|
|
|
|
2014-08-28 11:20:55 -07:00
|
|
|
void WriteBlock(const VAddr addr, const u8* data, const size_t size) {
|
2014-09-28 08:30:29 -07:00
|
|
|
u32 offset = 0;
|
2014-08-17 11:23:54 -07:00
|
|
|
while (offset < (size & ~3)) {
|
|
|
|
Write32(addr + offset, *(u32*)&data[offset]);
|
|
|
|
offset += 4;
|
|
|
|
}
|
2014-06-24 15:51:31 -07:00
|
|
|
|
2014-08-17 11:23:54 -07:00
|
|
|
if (size & 2) {
|
|
|
|
Write16(addr + offset, *(u16*)&data[offset]);
|
|
|
|
offset += 2;
|
|
|
|
}
|
2014-06-24 15:51:31 -07:00
|
|
|
|
|
|
|
if (size & 1)
|
|
|
|
Write8(addr + offset, data[offset]);
|
|
|
|
}
|
|
|
|
|
2013-09-18 20:52:51 -07:00
|
|
|
} // namespace
|